


CBCS SCHEME



USN

--	--	--	--	--	--	--	--	--	--

BEC602

Sixth Semester B.E/B.Tech. Degree Examination, June/July 2025 VLSI Design and Testing

Time: 3 hrs.

Max. Marks:100

Note: 1. Answer any FIVE full questions, choosing ONE full question from each module.
2. M : Marks, L: Bloom's level, C: Course outcomes.

Module – 1			M	L	C
1	a.	Compare CMOS and NMOS logic.	5	L3	CO1
	b.	With neat diagram, explain the physical representation of transmission gate.	5	L2	CO1
	c.	Design CMOS compound gate for the functions i) $Y = A(B+C)+DE$ ii) $Y = \overline{AB} + \overline{AB}$.	10	L3	CO1
OR					
2	a.	Design D-flip-flop using transmission gates and explain its operation with necessary conditions on LD input.	7	L3	CO1
	b.	Illustrate different alternate circuit representations used in digital circuit designs with an example for each.	6	L2	CO1
	c.	With a neat diagram, explain the physical representation of CMOS inverter.	7	L2	CO1
Module – 2					
3	a.	With neat diagram, explain the working of nMOS enhancement mode transistor under various voltage conditions.	6	L2	CO2
	b.	How does body effect influences threshold voltage? What are the design strategies to minimize body effect?	6	L2	CO2
	c.	For an nMOSFET, derive the equation for drain current in linear and saturation region.	8	L3	CO2
OR					
4	a.	Explain the working of pseudo nMOS inverter. Find the output voltage equation for pseudo nMOS inverter.	6	L3	CO2
	b.	Find the expression for V_{out} in region C of CMOS inverter transfer characteristics.	8	L3	CO2
	c.	Illustrate with suitable sketch, latch phenomenon in CMOS circuits and also explain its prevention.	6	L2	CO2
Module – 3					
5	a.	Illustrate with neat diagram wafer processing and selective diffusion.	6	L2	CO3
	b.	Derive the equation for rise time, fall time and delay time.	8	L3	CO3
	c.	Explain with neat diagram, the process flow of fabricating inverter (CMOS) using Twin-tub process.	6	L2	CO3

